


LCFC Confidential

CG414/CG514 (NMA-851)M/B Schematics Document Intel Apollolake M-Processor with DDRIIIL + AMD(R16M-M1-30) GPU

2016-07-21

REV:1.0

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2013/08/08	Deciphered Date	2014/01/21	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number CG414&CG514
				Date: Friday, July 22, 2016	Rev 1.0
				Sheet 1 of 60	



Sub-board for 14

- USB BOARD
- TP BOARD

Sub-board for 15

- USB BOARD
- TP BOARD
- ODD BOARD

Voltage Rails (0 --> Means ON , X --> Means OFF)

Power Plane State	V20B+ +3VL +5VL	+3VALW +5VALW	+3VALW_SOC +1.24VALW +1.8VALW	+1.35V	+5VS +3VS +1.8VS +1.05VS VTT +CPU_CORE +VNN
S0	0	0	0	0	0
S3	0	0	0	0	X
S5 S4/AC Only	0	0	0	X	X
S5 S4 Battery only	0	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

SMBUS Control Table

	SOURCE	VGA	BATT	IT8986HE	SODIMM	WLAN WIMAX	Thermal Sensor	PCH	TP Module	Charger	PMIC
EC_SMB_CK0 EC_SMB_DA0	EC +3VL	X	X	V	X	X	X	X	X	X	V
EC_SMB_CK1 EC_SMB_DA1	EC +3VL	X	V	V +3VL	X	X	X	X	X	V	X
EC_SMB_CK2 EC_SMB_DA2	EC +3VS	V +3VGS	X	V +3VS	X	X	V	X	X	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3VALW_SOC	X	X	X	V +3VS	V +3VS	X	V +3VALW_PCH	X	X	X

EC SM Bus0 address		EC SM Bus1 address		EC SM Bus2 address		PCH SM Bus address	
Device	Address	Device	Address	Device	Address	Device	Address
PMIC	0x68	Smart Battery	0x16	Thermal Sensor	0x98(reserve)	DDR SO-DIMM	0xA0
		Charger	0x12	VGA	0x41 (default)	Wlan	Rsvd

STATE	SIGNAL	SLP_S0#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS/VTT	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
SOIX(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

XHCI	Port	Port device
USB 3.0	0	NC
	1	USB3.0(Left Side)
USB 2.0	0	USB3.0(2.0) (Left Side)
	1	NC
	2	RIGHT USB DB (2.0)
	3	RIGHT USB DB (2.0)
	4	CAMERA
	5	CARD READER
	6	NC
	7	BT

DDI PORT LIST

Port	Device
DDI0	DP TO VGA
DDI1	HDMI
eDP	eDP



PCIe PORT LIST



Port	Device	BIOS Device ID Map	CLK REQ
0	dGPU	PCIe1(Func0):Root Port#3	CLKREQ0
1			
2			
3	LAN	PCIe0(Func0):Root Port#1	CLKREQ1
4			
5	WLAN	PCIe0(Func1):Root Port#2	CLKREQ2




BOM Structure Table

BOM Structure	BTO Item
EMC@	For EMC part
EMC_NS@	For EMC un-stuff part
EMC_15@	EMC 15" part
EMC_14@	EMC 14" part
EMC_USB@	EMC USB TVS part
CD@	Cost Down part
RF@	For RF part
RF_NS@	For RF un-stuff part
RF_PXNS@	For RF GPU un-stuff part
14@	For 14" part
15@	For 15" part
8111GUL@	8111GUL LAN SKU part@
8111H@	8111H LAN SKU part@
PX@	Discrete GPU SKU part
TOPAZ@	TOPAZ dGPU SKU part
EXO@	R16M-M1-30 dGPU SKU part
UMA@	UMA SKU ID part
TMSEN@	Thermal Sensor part
TMSEN_PX@	dGPU Thermal Sensor part
TMSEN_UMA@	UMA Thermal Sensor part
TPM@	TPM part
NOVOTON@	NOVOTON TPM part
NATIONZ@	NATIONZ TPM part
ICR@	Intel Apollolake Integrated Card Reader
RTSCR@	Realtek RTS5170-GRT Card Reader
EMMC@	EMMC part
UART@	UART debug part
RTCST@	Clear RTCST# function part
ME@	ME part
@	un-stuff part
HDMI@	HDMI Logo part
N3350_B0@	Apollolake N3350 B0 stepping MP CPU part
N3450_B0@	Apollolake N3450 B0 stepping MP CPU part
N4200_B0@	Apollolake N4200 B0 stepping MP CPU part
N3350_B1@	Apollolake N3350 B1 stepping MP CPU part
N3450_B1@	Apollolake N3450 B1 stepping MP CPU part
N4200_B1@	Apollolake N4200 B1 stepping MP CPU part
M4G@	Micron 4Gb(256x16) VRAM part
S4G@	Samsung 4Gb(256x16) VRAM part
H4G@	Hynix 4Gb(256x16) VRAM part
M2GX4@	Micron 2GB(256x16x4) VRAM X76 SKU
S2GX4@	Samsung 2GB(256x16x4) VRAM X76 SKU
H2GX4@	Hynix 2GB(256x16x4) VRAM X76 SKU

















Ball Name	Signal Name	I/O Voltage	Default Term	Buffer Type
FST_SPI_CS0_B	PCH_SPI_CS0#	1.8V	20K PU	CMOS
FST_SPI_MOSI_I00	PCH_SPI_D0	1.8V	20K PD	CMOS
FST_SPI_MISO_I01	PCH_SPI_D1	1.8V	20K PU	CMOS
FST_SPI_I02	PCH_SPI_D2	1.8V	20K PU	CMOS
FST_SPI_I03	PCH_SPI_D3	1.8V	20K PU	CMOS
FST_SPI_CLK	PCH_SPI_CLK	1.8V	20K PD	CMOS











RCOMP RESISTOR REQUIREMENT







INTERFACE	PIN NAME	LOCATION	VALUE(ohm)
CSI1.1	MCSI_DPHY1.1_RCOMP	RC43	150 +/-1%
CSI 1.2 (DPHY/CPHY)	MCSI_DPHY1.2_RCOMP	RC45	150 +/-1%
USB2 and 3.3V mode GPIO	USB2_RCOMP	RC42	113 +/-1%
PCIE Refclk	PCIE_REF_CLK_RCOMP	RC39	60.4 +/-1%
modPHY (PCIE, USB3, SATA)	PCIE2_USB3_SATA3_RCOMP_P/N	RC11	402 +/-1%
MDSI	MDSI_RCOMP	RC47	150 +/-1%
SSIC	USB_SSIC_RCOMP	RC41	137 +/-1%
EMMC, Legacy and GPIO signals including 1.8V mode SD Card, PMU, LPC, SMBUS.	EMMC_RCOMP	RC46	200 +/-1%
	GPIO_RCOMP	RC44	
	PMU_RCOMP	RC40	
eDP	EDP_RCOMP_P/N	RC2	402 +/-1%
DDI	DDIO_RCOMP_P/N	RC1	402 +/-1%
Memory	MEM_CH0_RCOMP/MEM_CH1_RCOMP	RC49	105 +/-1%
		RC48	














follow CRB reserve PU for PMU_RESET#
PMU_RESET# is 1P8V voltage, need double check
SKL_XCLK_BIASREF RC9291 1 2 2.71K 0.402 5%














Ball Name	Signal Name	I/O Voltage	Default Term	Buffer Type
GPIO_15	PXS_PWREN#_SOC	1.8V	20K PD	CMOS
GPIO_13	PXS_RST#_SOC	1.8V	20K PD	CMOS




BOARD_ID0	BOARD_ID1	BOARD_ID2	BOARD_ID3	Description
0				UMA SKU
1				GPU SKU
	0	Reserve	Reserve	14" Panel
	1			15" Panel














The diagram illustrates a 12-bit DAC using a R/2R ladder network. The circuit includes a 12-bit digital input (D11 to D0) connected to a ladder of resistors. Each input line has a series resistor (R1 to R12) and a parallel resistor (R13 to R12) to ground. The ladder is terminated at the output by a resistor R14. The output is connected to a load resistor R15 and a 0V supply. The ladder resistors are labeled R1 to R12, and the termination resistor is R14. The output resistor is R15. The circuit is powered by a 5V supply and ground.









GPIO#	Purpose	Internal Termination	Schematics Setting	Pin usage	Remark
GPIO_33	RSVD	20K PD	Floating	N/A	Follow CRR(DOC#r: 561386); EDS(v1.5) P56
GPIO_34	RSVD	20K PD	Floating	Ensure this strap always PD for normal platform operation	EDS(v1.5) P45 & P56
GPIO_35	RSVD	20K PD	Floating	Ensure this strap always PD for normal platform operation	EDS(v1.5) P45 & P56
GPIO_36	VCC_1P24V_1P35V_A voltage selection	20K PD	Floating	1 = 1.35V 0 = 1.24V(Default)*	EDS(v1.5) P45 & P57
GPIO_37	RSVD	20K PD	Floating	N/A	Follow CRR(DOC#r: 561386); EDS(v1.5) P57
GPIO_39	Enable CSE ROM Bypass	20K PU (PDG V1.2 P363)	Floating	1 = Enable bypass 0 = Disable bypass (default)	This strap lets CSE (TXE3.0) to bypass ROM EDS(v1.5) P45&P57
GPIO_40	RSVD	20K PU (PDG V1.2 P363)	Floating	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation	EDS(v1.5) P45 & P57
GPIO_43	Allow eMMC as a boot source	20K PU	4.7K PD	1 = Enable(Default) 0 = Disable*	On platforms with both eMMC and SPI flash device present: GPIO_43 and GPIO_44 are at default--eMMC Boot; GPIO_43 = 0 and GPIO_44 = 1--SPI Boot.
GPIO_44	Allow SPI as a boot source	20K PU	Floating	1 = Enable(Default)* 0 = Disable	PDG(v1.0) P369;EDS(v1.0) P42 & P51 Recovery strap for corrupted FW image
GPIO_47	Force DNx FW Load	20K PU (PDG V1.2 P363)	Floating	1 = Force 0 = Do not force(Default)*	PDG(v1.0) P372;EDS(v1.0) P42 & P51
GPIO_48	RSVD	20K PU (PDG V1.2 P363)	Floating	Ensure this strap is PD when RSM_RST_N de-asserts for normal platform operation	EDS(v1.0) P42 & P51
GPIO_78	SMBus 1.8V/3.3V mode select	20K PD (PDG V1.2 P363)	1K PD	1 = Buffers set to 1.8V mode(Default) 0 = Buffers set to 3.3V mode*	Follow CRR to strap this pin LOW. SMBus signals are 3.3V mode. EDS(v1.0) P29 & P42 & P48
GPIO_82	RSVD	20K PD	Floating	Ensure this strap always PD for normal platform operation	EDS(v1.0) P42 & P48
GPIO_88	PMU 1.8V/3.3V mode select	20K PD (PDG V1.2 P363)	4.7K PD	1 = Buffers set to 1.8V mode(Default) 0 = Buffers set to 3.3V mode*	Follow CRR to strap this pin LOW. PMU signals are 3.3V mode. EDS(v1.0) P39 & P42 & P49
GPIO_92	SMBus No Re-Boot	20K PD	Floating	1 = Enable 0 = Disable(Default)*	Should strap this pin LOW. Functionality is handled by the FMC. EDS(v1.0) P43 & P49
GPIO_104	RSVD	20K PD	Floating	Ensure this strap is PD when RSM_RST_N de-asserts for normal platform operation	EDS(v1.0) P43 & P49
GPIO_105	RSVD	20K PD	Floating	Ensure this strap is PD when RSM_RST_N de-asserts for normal platform operation	EDS(v1.0) P43 & P49
GPIO_106	RSVD	20K PD (PDG V1.2 P363)	Floating	Ensure this strap is PD when RSM_RST_N de-asserts for normal platform operation	EDS(v1.0) P43 & P49
GPIO_110	LPC 1.8V/3.3V mode select	20K PD (PDG V1.2 P363)	4.7K PD	1 = Buffers set to 1.8V mode(Default) 0 = Buffers set to 3.3V mode*	Follow CRR to strap this pin LOW. LPC signals are 3.3V mode. EDS(v1.0) P41 & P43 & P49
GPIO_111	Boot BIOS Strap (BBS)	20K PD (PDG V1.2 P363)	4.7K PD	1 = Do not boot from SPI (default) 0 = Boot from SPI*	EDS(v1.0) P43 & P49
GPIO_112	RSVD	20K PD	Floating	Ensure this strap is PD when RSM_RST_N de-asserts for normal platform operation	EDS(v1.0) P43 & P49
GPIO_113	RSVD	20K PD	Floating	Ensure this strap is PD when RSM_RST_N de-asserts for normal platform operation	EDS(v1.0) P43 & P49
GPIO_117	RSVD	20K PD	Floating	Ensure this strap is PD when RSM_RST_N de-asserts for normal platform operation	EDS(v1.0) P43 & P49
GPIO_118	Flash Descriptor Override	20K PD	Floating	0 = No Override (Normal Operation)* 1 = Override	This strap enables the platform to override security features in the SPI. EDS(v1.0) P43 & P49
GPIO_120	Top swap override	20K PD	Floating	1 = Enable 0 = Disable (default)*	This strap enables platform to change different SPI ROM location. ESD(v1.0) P43 & P50
GPIO_121	RSVD	20K PD	Floating	Ensure this strap is PD when RSM_RST_N de-asserts for normal platform operation	EDS(v1.0) P43 & P50
GPIO_123	RSVD	20K PD (PDG V1.2 P363)	Floating	Ensure this strap is PU when RSM_RST_N de-asserts for normal platform operation	EDS(v1.0) P43


```


DORA_DQ0---DQ0
DORA_DQ1---DQ1
DORA_DQ2---DQ2
DORA_DQ3---DQ6          DORA_DQS0 ---DQS0
DORA_DQ4---DQ3          DORA_DQS0#---DQS#0
DORA_DQ5---DQ5
DORA_DQ6---DQ4
DORA_DQ7---DQ2

DORA_DQ8 ---DQ11
DORA_DQ9 ---DQ8
DORA_DQ10---DQ9
DORA_DQ11---DQ10        DORA_DQS1 ---DQS1
DORA_DQ12---DQ14        DORA_DQS1#---DQS#1
DORA_DQ13---DQ12
DORA_DQ14---DQ13
DORA_DQ15---DQ15

```



For RF request: keep 0402 and set to mount




Vinafix.com

0.0000.000

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05
			Blank
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			Revision CG414&CG514
			1.0
			Date: Thursday, 8/22/2018 10:00 AM


Vinafix.com

Security Classification	LC Future Center Secret Data			Title		
Issued Date	2013/08/08	Deciphered Date	2014/01/21	Blank		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number CG414&CG514	
Date: Thursday, July 21, 2016				Sheet 19 of 60		

Power-Up/Down Sequence

"Topaz" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
It is recommended that the 3.3-V rail ramp up first.
The 3.3-V, 1.8-V, and 0.95-V rails must reach their ready state at least 10 μs before VDDC, VDDCI, and VMEMIO start to ramp up.
The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as ≤ 50 mV/μs).
For power down, reversing the ramp-up sequence is recommended.




VRAM ID config



Memory Type		VRAM ID PS_3[3:1]	PU resistor RV63	PD resistor RV70
128Mx16	NA	100	4.53K	4.99K
	NA	111	4.75K	NC
	NA	110	3.4K	10K
256Mx16	Hynix H5TC4G63CFR-N0C 4Gb 900(1G)	000	NC	4.75K
	Micron MT41J256M16LY-091G:N 4Gb 900(1G)	010	4.53K	2K
	Samsung K4W4G1646E-BC1A 4Gb 900(1G)	001	8.45K	2K


8 PCIE_PTX_C_GRX_P[3..0] PCIE_PTX_C_GRX_P[3..0]
8 PCIE_PTX_C_GRX_N[3..0] PCIE_PTX_C_GRX_N[3..0]


PCIE_PRX_GTX_P[3..0] PCIE_PRX_GTX_P[3..0] 8
PCIE_PRX_GTX_N[3..0] PCIE_PRX_GTX_N[3..0] 8



For PCIE2.0, CV518~CV524 change to 0.1uF




Security Classification		LC Future Center Secret Data				Title							
Issued Date	2013/08/08	Deciphered Date	2013/08/05		ATI_JET-LE_PCIE								
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size	Document Number	Rev					
						Custom		1.0					
						Date:		Thursday, July 21, 2016		Sheet	21	of	60
										CG414&CG514			



CONFIGURATION STRAPS

ALLOW FOR CONFIGURATION OF THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

MLPS Bit	Strap Name	Description	RECOMMENDED SETTINGS
PS_0[1]	ROM_CONFIG[0]	Define the ROM type when STRAP_BIOS_ROM_EN = 0	001 = 256MB
PS_0[0]	ROM_CONFIG[1]	Define the primary memory aperture size when STRAP_BIOS_ROM_EN = 0	0 = 128MB
PS_0[0]	ROM_CONFIG[2]	Define the primary memory aperture size when STRAP_BIOS_ROM_EN = 0	001 = 256MB
PS_0[4]	N/A	Reserved for internal use only. Must be 1 at reset.	1
PS_0[5]	AUD_PORT_CONN_PINSTRAP[0]	The LBB (least significant bit) of the strap option that indicates the number of audio-capable display outputs.	1
PS_1[1]	STRAP_BIF_GEN3_EN_A	0 = PCIe GEN3 is supported 1 = PCIe GEN3 is not supported	0 = Not support
PS_1[2]	STRAP_BIF_CLK_PM_EN	0 = The CLKREQ power management capability is disabled 1 = The CLKREQ power management capability is enabled	0
PS_1[3]	N/A	Reserved for internal use only. Must be 0 at reset.	0
PS_1[4]	STRAP_TX_CPD_DRV_FULL_SWING	0 = The transmitter full-swing is enabled 1 = The transmitter full-swing is disabled	1
PS_1[10]	STRAP_TX_DEEMPH_EN	0 = Tx deemphasis disabled 1 = Tx deemphasis enabled	1 = Enable
PS_2[1]	N/A	Reserved.	0
PS_2[2]	N/A	Reserved.	0
PS_2[3]	STRAP_BIOS_ROM_EN	0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	0 = Disable
PS_2[4]	STRAP_BIF_VGA_DIS	0 = VGA controller capacity enabled 1 = The device will not be recognized as the system's VGA controller.	1
PS_2[5]	N/A	Reserved.	1
PS_3[1]	BOARD_CONFIG[0]	Board configuration related strap, such as for memory ID	X
PS_3[0]	BOARD_CONFIG[1]	Board configuration related strap, such as for memory ID	X
PS_3[4]	AUD_PORT_CONN_PINSTRAP[1]	Determines the maximum number of digital display audio endpoints that will be presented to the OS and used (combine with PS_0[5]) 111 = No usable endpoints. 110 = One usable endpoint. 101 = Two usable endpoints. 100 = Three usable endpoints. 011 = Four usable endpoints. 010 = Five usable endpoints. 001 = Six usable endpoints. 000 = All endpoints are usable.	11



MLPS	Bit	ROM
PS_0[5:1]	1 1 0 0 1	RV71=8.45K RV77=2K CV15=NC
PS_1[5:1]	1 1 0 0 1	RV74=NC RV77=4.75K CV16=NC
PS_2[5:1]	1 1 0 0 0	RV60=NC RV69=4.75K CV18=NC
PS_3[5:1]	1 1 X X X	RV63=X76 RV70=X76 CV19=X76

with BOM structure control, RV63, RV70 change to different value to adjust VBM config with BOM structure control, when config PB03, RV74 change to 8.45K, RV80 change to 2K

Capacitor Value (nF)	Bits [5:4]
680	00
100	01
10	10
NC	11


Note: 0402 1% resistors are required



SVC	SVD	Output Voltage (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8


Internal VGA Thermal Sensor


Vinafix.com



Security Classification	LC Future Center Secret Data				Title		
Issued Date	2013/08/08	Deciphered Date	2013/08/05	ATI_JET-LE_TMDP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size	Document Number	Rev
					Custom	CG414&CG514	
Date:					Thursday, July 21, 2016	Sheet 23 of 60	




Security Classification		LC Future Center Secret Data				Title					
Issued Date		2013/08/08		Deciphered Date		2013/08/05				ATI_JET-LE_DP Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Rev 1.0	
Size						Document Number		CG414&CG514			
Date:						Thursday, July 21, 2016		Sheet 24 of 60			





Vinafix.com
























UVIC



GDDR5/DDR3



MEMORY INTERFACE





Security Classification	LC Future Center Secret Data	
Issued Date	2013/08/08	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		





Title		Rev	
ATI_JET-LE_MEM IF		1.0	
Size	Document Number		
Custom	CG414&CG514		
Date:	Thursday, July 21, 2016	Sheet	26 of 60




Memory Partition A - Upper 32 bits




- FBA_MA[15..0] 26,27
- FBA_BA[2..0] 26,27
- FBA_DQS[7..4] 26
- FBA_DQM[7..4] 26
- FBA_DQS#[7..4] 26
- FBA_D[63..32] 26




Vinafix.com

Security Classification	LC Future Center Secret Data			Title		
Issued Date	2013/08/08	Deciphered Date	2014/01/21	Blank		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number CG414&CG514	
Date: Thursday, July 21, 2016				Sheet 29 of 60		


Vinafix.com

Security Classification	LC Future Center Secret Data			Title		
Issued Date	2014/12/11	Deciphered Date	2015/12/11	VGA Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number CG414&CG514	
Date: Thursday, July 21, 2016				Sheet 30 of 60		


LCD POWER CIRCUIT





B+ to +LEDVDD POWER




CMOS CAMERA





APL SoC output enable Voh min is 1.8V-0.45V=1.35V












AUX do NOT reserve pull high and pull low for eDP panel




Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			<div> <div> Document Number CG414&CG514 </div> <div> Rev 1.0 </div> </div>
Date:	Thursday, July 21, 2016	Sheet	31 of 60




Security Classification		LC Future Center Secret Data		Title			
Issued Date	2013/08/08	Deciphered Date	2013/08/05	eMMC			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size C Document Number CG414&CG514	
Date: Thursday, July 21, 2016						Sheet 32 of 60	



Security Classification				LC Future Center Secret Data				Title			
Issued Date				2013/08/15				HDMI_CONN			
Deciphered Date				2013/08/15				CG414&CG514			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Date				Thursday, July 21, 2016			
Sheet				33				Rev			
1.0				CG414&CG514				Rev			
1.0				CG414&CG514				Rev			
1.0				CG414&CG514				Rev			












Security Classification	LC Future Center Secret Data		
Issued Date	2013/08/08	Deciphered Date	2013/08/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

+3VALW TO +3VALW_LAN


+3VALW_LAN rising time (10%~90%):
0.5ms<spec<100ms

Need short

width : 40 mils




APL SOC CLKREQ are 1.8VALW power plane




25MHz Crystal--TXC SJ1000G500

Follow common pool change 25MHz X'tal from EPSON to TXC. 03/01

For RTL8111GUL/ RTL8106EUL (SWR mode)
For RTL8111H (LDO mode) RL19 stuff








Layout Note: LL1 must be within 200mil to Pin24, CL15, CL16 must be within 200mil to LL1
+LAN_REGOUT: Width =60mil



Modify caps for LAN power noise issue:
1. CL17 change from un-mount 0201 0.1uF to 0201 56pF;
2. CL18 Change from 0201 0.1uF to 0201 4.7nF;
3. CL21 change from un-mount 0402 1uF to 0402 1uF;
4. CL5 change from un-mount 0402 4.7uF to 0603 4.7uF;
5. CL1 change from 4.7uF 0402 to 0603 4.7nF;
6. CL2 change from 0201 0.1uF to 0201 56pF.


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	LAN_RTL8111GUL	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number			Rev	
custom	CG414&CG514			1.0	
Date:	Thursday, July 21, 2016		Sheet	36	of 60

DL1/DL2
1'S PN:SC300004X00




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	LAN_Transformer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				5	CG414&CG514
				Date:	Thursday, July 21, 2016
				Sheet	37 of 60
				Rev	1.0


THERMAL SENSOR




Set Thermal Sensor as a BOM Structure



SMSC thermal sensor placed near DIMM




HW thermal sensor




Over temperature threshold:
RSET=3*RTMH
92+/-30C
Hysteresis temperature threshold.
RHYST=(RSET*RTML)/(3*RTML-RSET)
56+/-30C


Near GPU&VRAM




Near CPU Core




Near CPU




FAN Conn




TPM




Mini-Express Card(WLAN/WiMAX)









UART Transceiver



Left Side USB3.0 Port X 1




USB TVS



Security Classification	LC Future Center Secret Data		
Issued Date	2013/08/08	Deciphered Date	2013/08/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title		Rev	
USB PORT (LEFT)		1.0	
Size	Document Number	CG414&CG514	
Custom			
Date:	Thursday, July 21, 2016	Sheet	40 of 60

Can't use Intel Internal Card Reader, because change connection to Realtek Card Reader 0ohm to R-short for reduce component count.




SATA HDD Conn.

SATA HDD P/N Pin Define Same as CG411




**FOR 14"
SATA ODD Conn.**





**FOR 15"
SATA ODD FFC Conn.**


SATA 15" ODD P/N Pin Define Same as CG411





+5VS to +5V_ODD




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	HDD/ODD CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	
				Document Number CG414&CG514	Rev 1.
				Date: Thursday, July 21, 2016	Sheet 42 of 60






Security Classification		LC Future Center Secret Data		Title			
Issued Date		Deciphered Date		EC ITE8586LQFP			
2014/09/24		2015/03/23		Size		Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number		CG414&CG514	
				Date		Thursday, July 21, 2016	
				Sheet		44 of 60	


ON/OFF switch




K/B Connector




TP/B Connector



USB DB Connector




LED






Delete KBL circuit, due to 310 do NOT support KBL

LID Switch




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	KBD/PWR/IO/LED/TP Conn.	
<div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMMENTS DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</div>					
Size	Document Number	CG4144&CG514		Rev	1.0
Comp		Thursday, July 21, 2016		Sheet	45 of 60





Delete +3.3VALW to +1.5VS

+1.8V_PU Power Rail



+3VALW to +3VALW_SOC

For DisCharge



Security Classification	LC Future Center Secret Data		Title	DC V TO VS INTERFACE	
Issued Date	2013/08/15	Deciphered Date	2013/08/15	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custom	CG414&CG514
				Date:	Thursday, July 21, 2016
				Sheet	46 of 60
				Rev	1.0

Non-PTH Hole



PAD_O2P6X2P5D2P6X2P5N PAD_O3P0X2P5d3P0X2P5N PAD_O2P5X2P9D2P5X2P9N PAD_C3P0D3P0N

SoC PTH Hole



PAD_CT6P0B7P0D4P0 PAD_CT6P0B7P0D4P0 PAD_CT6P0B7P0D4P0 PAD_CT6P0B7P0D4P0

dGPU PTH Hole




PAD_CT4P5B7P0D3P3 PAD_C7P0D3P3

WLAN PTH Hole




PAD_CT7P0B6P0D3P3

Soldmask Hole




PAD_C8P0 PAD_C5P0 PAD_C7P0

LAN PTH Hole








PCB Federal Mark PAD



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	Hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number
				Date:	Thursday, July 21, 2016
				Sheet	47 of 60
				Rev	1.0





CG414&CG514




VRAM ID config



Memory Type		VRAM ID PS_3[3:1]	PU resistor RV63	PD resistor RV70
128Mx16	NA	100	4.53K	4.99K
	NA	111	4.75K	NC
	NA	110	3.4K	10K
256Mx16	Hynix H5TC4G63CFR-N0C 4Gb 900(1G)	000	NC	4.75K
	Micron MT41J256M16LY-091G:N 4Gb 900(1G)	010	4.53K	2K
	Samsung K4W4G1646E-BC1A 4Gb 900(1G)	001	8.45K	2K





Security Classification	LC Future Center Secret Data		Title	
Issued Date	2013/08/15	Deciphered Date	2013/08/15	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom
				Document Number CG414&CG514
				Date: Thursday, July 21, 2016
				Sheet 46 of 80
				Rev 1.0



Vinafix.com


Security Classification	LC Future Center Secret Data			Title		
Issued Date	2013/08/08	Deciphered Date	2014/01/21	Blank		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number CG414&CG514	
Date: Thursday, July 21, 2016				Sheet 50 of 60		














Vinafix.com



Vdac=1V
DCR=2.5mohm
TDC=20A
OCP=35A
OVP=1.8~1.9V
UVP=Vout-500mV
Fsw=400KHz

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/15	Deciphered Date	2013/08/15	+VGA_CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	Rev
				CG414	1.0
				Date	Thursday, July 21, 2016
				Sheet	57 of 60






VID1=1.3V
 Vboot=1.05V
 DCR=4mohm
 TDC/Iccmax=4/5A
 OCP=12.5A
 OVP=Vout+400mV
 UVP=Vout-300mV
 Fsw=600KHz

VID1=1.3V
 Vboot=0V
 DCR=2.5mohm
 TDC/Iccmax=18/21A
 OCP=31.8A
 OVP=Vout+400mV
 UVP=Vout-300mV
 Fsw=600KHz

20160226:
1. P54-PWR-CHARGER: change PR506,PR508,PC513 value for changing ACDET Value
2. P58-PWR_CPU_CORE1: change PR242,PR243, PR239,PR245,PC218,PR221,PR232,PR227value,modify VR transient meet intel spec
3. P58-PWR_CPU_CORE1: change all "+5VS" power port to "+5VALW", solve MB can't boot issue
4. P56-PWR_System PMIC: change PR702,PK705 BOM structure, solve PMIC sequence issue,change PMIC EN from 'EC_ON' to 'PMIC_EN'
20160304:
1. P56-PWR_System PMIC: add PR798 EN PD resistor,solve "1.8ALW" signal glitch
2. P58-PWR_CPU_CORE1:add PR298 EN PD resistor,solve "EC_VR_ON" signal glitch
20160307:
1. P59-PWR_CPU_CORE2:change PC830-836,PC871-873 BOM structure to @, change PC855-860,PC808-811 BOM structure for cost down
20160309:
1. P54-PWR-CHARGER:change PL501,PL502,PC503,PC504 BOM structure to "EMC@" For EMC requirement
2. P58-PWR_CPU_CORE1:add PC230-237 location,For EMC requirement
20160309:
1. P57-PWR-VGA_CORE(RT3662EB):Modify PR940 from 10K_0402_5% to 4.7K_0402_5%, Follow GPU owner request to modify GPU_VR_HOT# PU resistor
20160311:
1. P54-PWR-CHARGER: change PC503,PC504 PN, footprint from '0603' to '0805' for cost down
20160311:
1. P58-PWR_CPU_CORE1: change PR209 BOM structure, stuff PR209(1Kohm_0402), Follow EE requirement
20160509:
1. P56-PWR_System PMIC: change PC712 PN, change PC727 value from 22UF to 10UF
20160510:
1. P54-PWR-CHARGER:change PQ503 PN from AON6414 to AON6764 for palm rest temperature issue
2. P55-PWR_3VALW/5VALW: change PL601,PL602 PN for palm rest temperature issue
20160516:
1. P54-PWR-CHARGER:change PQ503 fuction filed.
2. P55-PWR_3VALW/5VALW: change PL601,PL602fuction filed

Security Classification	LC Future Center Secret Data			Title		
Issued Date	2013/08/08	Deciphered Date	2014/01/21	Blank		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				Custom	CG414	1.0
				Date:	Thursday, July 21, 2016	Sheet 60 of 60